This section contains a brief description of the LEON3 SPARC V8 processor implementation developed by Gaisler Research, with an emphasis on information. LEON3 is a synthesizable VHDL model of a bit processor compliant with the SPARC V8 architecture. The processor is highly configurable, and particularly. LEON3 Processor. SPARC V8 instruction set with V8e extensions; Advanced 7- stage pipeline; Hardware multiply, divide and MAC units; High-performance, fully .
|Published (Last):||17 July 2005|
|PDF File Size:||20.44 Mb|
|ePub File Size:||8.11 Mb|
|Price:||Free* [*Free Regsitration Required]|
It is described in synthesizable VHDL. LEON has a dual license model: Another objective was to be able to manufacture in a Single event upset SEU tolerant sensitive semiconductor process.
To maintain correct operation in the presence of SEUs, extensive error detection and error handling functions were needed. The goals have been to detect and tolerate one error in any register without software intervention, and to suppress effects from Single Event Transient SET errors in combinational logic. This section and the subsequent subsections focus on the LEON processors as soft IP cores and summarise the main features of each processor version and the infrastructure with which the processor is packaged, referred to as a LEON distribution.
While the LEON2 -FT design can be extended and re-used in other designs, its structure does not emphasise re-using parts of the design as building blocks or enable designers to easily incorporate new IP cores in the design.
Later processors in the LEON series are used in a wide range of designs and are therefore not as tightly coupled with a standard set of peripherals. Flip-flops are protected by triple modular redundancy and all internal and external memories are protected by EDAC or parity bits.
The model is highly configurable, and particularly suitable for system-on-a-chip SoC designs. LEON3 is also available under a proprietary license, allowing it to be used in proprietary applications. It has been designed for leoh3 in the harsh space environment, and includes functionality to detect and correct single event upset SEU errors in all on-chip RAM memories.
LEON3 Processor – MechatronicsUSP
Only netlist distribution is possible. From Wikipedia, the free encyclopedia.
This article is about the family of microprocessors. For other uses, see Leon disambiguation.
LEON3 Processor | eASIC Corporation
This article relies too much on references to primary sources. Please improve this by adding secondary or tertiary sources. November Learn how and when to remove this template message.
Airbus Defense and Space. Hardware iCE Stratix Virtex.